UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/826,668	04/16/2004	Jack C. Wybenga 8	2003.09.008.BN0	9601
23990 DOCKET CLE	7590 07/09/2008 RK		EXAMINER	
P.O. DRAWER		SCHEIBEL, ROBERT C		
DALLAS, TX	/3380		ART UNIT	PAPER NUMBER
			2619	
			NOTIFICATION DATE	DELIVERY MODE
			07/09/2008	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

Office Action Commence		Applica	ation No.	Applicant(s)				
		10/826	,668	WYBENGA ET AI	WYBENGA ET AL.			
Office Action Summary			ner	Art Unit				
		ROBER	RT C. SCHEIBEL	2619				
Period fo	The MAILING DATE of this communica or Reply	tion appears on	the cover sheet with the	correspondence ac	ddress			
A SH WHIC - Exter after - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR CHEVER IS LONGER, FROM THE MAIL asions of time may be available under the provisions of 3 SIX (6) MONTHS from the mailing date of this communic operiod for reply is specified above, the maximum status of the provision of the provisi	ING DATE OF 7 CFR 1.136(a). In no cation. by period will apply and by statute, cause the a	THIS COMMUNICATION event, however, may a reply be sufficient sufficient will expire SIX (6) MONTHS from application to become ABANDON	ON. timely filed m the mailing date of this o IED (35 U.S.C. § 133).				
Status								
1)⊠	Responsive to communication(s) filed of	on 26 March 200	08					
•	•	This action is						
3)	Since this application is in condition for	— allowance exce	pt for formal matters, p	rosecution as to the	e merits is			
<i>,</i> —	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Dispositi	on of Claims							
4)🛛	4)⊠ Claim(s) <u>1-7,10-16 and 19-23</u> is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
5)	5) Claim(s) is/are allowed.							
6)🖂	Claim(s) <u>1-7,10-16 and 19-23</u> is/are rej	ected.						
7)								
8)□	8) Claim(s) are subject to restriction and/or election requirement.							
Applicati	on Papers							
9)□	The specification is objected to by the E	xaminer.						
•	The drawing(s) filed on is/are: a		b) objected to by the	Examiner.				
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)	The oath or declaration is objected to by	the Examiner.	Note the attached Offic	e Action or form P	ГО-152.			
Priority ι	ınder 35 U.S.C. § 119							
	Acknowledgment is made of a claim for ☐ All b) ☐ Some * c) ☐ None of:	foreign priority	under 35 U.S.C. § 119(a	a)-(d) or (f).				
۵,/۱	1. Certified copies of the priority documents have been received.							
	2. Certified copies of the priority documents have been received in Application No							
3. Copies of the certified copies of the priority documents have been received in Application No.								
	application from the International Bureau (PCT Rule 17.2(a)).							
* See the attached detailed Office action for a list of the certified copies not received.								
Attachmen	t(s)							
	e of References Cited (PTO-892)		4) Interview Summa					
	e of Draftsperson's Patent Drawing Review (PTO- mation Disclosure Statement(s) (PTO/SB/08)	-948)	Paper No(s)/Mail	Date Patent Application				
	r No(s)/Mail Date		6) Other:	ppoduon				

DETAILED ACTION

• Examiner acknowledges receipt of Applicant's Amendment filed 3/26/2008.

• Claims 1, 10, and 19 are currently amended.

• Claims 8, 9, 17, and 18 are cancelled with Applicant's Amendment.

• Claims 1-7, 10-16, and 19-23 are currently pending.

Response to Arguments

- 1. Applicant's arguments, see section I on page 9, filed 3/26/2008, with respect to the objection to claims 1, 10, and 19 have been fully considered and are persuasive. The objection to claims 1, 10, and 19 has been withdrawn.
- 2. Applicant's arguments, see section II on pages 9 and 10, filed 3/26/2008, with respect to the rejection of claims 1-23 under 35 U.S.C. 112, second paragraph, have been fully considered but they are not persuasive. Applicant essentially argues that the amended claims have corrected the deficiencies of the original claims. However, the claims contain no amendments relating to the "said data packets" or "said security and classification functions" which caused the claims to be indefinite. As such, the newly amended claims fail to overcome the previous rejection and the rejection is therefore maintained herein.
- 3. Applicant's arguments, see section III on pages 10-12, filed 3/26/2008, with respect to the rejection of claims 1-23 under 35 U.S.C. 103(a) have been fully considered but they are not persuasive.

In the first paragraph of the section, Applicant summarizes the rejections and the art used in each of the rejections under 35 U.S.C. 103(a). At the top of page 11, Applicant indicates that

Art Unit: 2619

he disagrees with the rejection and emphasizes a portion of the claim. Applicant asserts that the emphasized portion of the claim is not disclosed in any of the references used in the rejections of the previous office action. In the next paragraph, Applicant asserts that Irwin does not disclose the limitation regarding microengines found in the independent claims. Applicant argues that the processor array of Figure 7 of Irwin does not teach the limitation of the microengines of the independent claims. However, the microengines are currently very broadly claimed and the multiple computing engines 110 of the processing system of Irwin disclose these broad limitations. The rejection is maintained herein. If Applicant believes there are significant differences between the microengines of the instant application and that which is disclosed in the prior art such as Irwin, Applicant is encouraged to more clearly specify these differences in the claim language.

Claim Rejections - 35 USC § 112

- 1. The following is a quotation of the second paragraph of 35 U.S.C. 112:

 The specification shall conclude with one or more claims particularly pointing out and distinctly clair.
 - The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.
- 2. Claims **1-23** are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 3. Claims 1 and 10 recite the limitation "said data packets" in lines 14 and 18 of claim 1 and lines 15 and 19 of claim 10. There is insufficient antecedent basis for this limitation in the claim; it is unclear to which of the data packets recited earlier in the claims this phrase refers.

Art Unit: 2619

4. Claims 2-5 and 11-14 recite the limitation "said security and classification functions" in

lines 1-2 of claims 2-5 and line 2 of claims 11-14. There is insufficient antecedent basis for this

limitation in the claim; it is unclear to which of the security and classification functions recited

earlier in the claims this phrase refers.

5. Claims 19-23 recite the limitation "the security and classification functions" in line 15 of

claim 19 and lines 1-2 of claims 20-23. There is insufficient antecedent basis for this limitation

in the claim; it is unclear to which of the security and classification functions recited earlier in

the claims this phrase refers.

Claim Rejections - 35 USC § 103

6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all

obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person

such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the

manner in which the invention was made.

7. This application currently names joint inventors. In considering patentability of the

claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various

claims was commonly owned at the time any inventions covered therein were made absent any

evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out

the inventor and invention dates of each claim that was not commonly owned at the time a later

invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c)

and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Art Unit: 2619

8. Claims 1, 6, 7, 10, 15, 16, and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent Application Publication 20030231625 to Calvignac et al in view of U.S. Patent 6,393,026 to Irwin.

Regarding claims 1 and 10, Calvignac discloses a router for interconnecting external devices coupled to said router, said router comprising:

a switch fabric (switch fabric 60 of Figure 2 and the switch fabric not shown in Figure 4A which connects to the switch interfaces (see paragraph 37 on page 4)); and

a plurality of routing nodes coupled to said switch fabric (router blades 80, 90, and 100 of Figure 2; note that element 150 of Figure 4A is also a router blade), wherein each of said plurality of routing nodes comprises packet processing circuitry for transmitting data packets to, and receiving data packets from, said external devices (the router blade transmits data to/from the network media via ports 152 and 154) and further for transmitting data packets to, and receiving data packets from, other ones of said plurality of routing nodes via said switch fabric (similarly, the router blade transmits data to/from the switch fabric via switch interface 156 and 158), wherein said packet processing circuitry comprises:

a first network processor (the ingress portion of the router blade shown in Figure 4B; this can be implemented as a single chip/processor as indicated in the last sentence of paragraph 3 on page 1) for performing security and classification functions associated with said data packets (see the description of the classification and security (firewall) functions throughout; consider paragraphs 5 on page 1 and 47 on page 5), wherein said first network processor processes data packets being transmitted from said external devices to said switch fabric (the ingress circuitry of Figure 4B); and

Page 6

a second network processor (the egress portion of the router blade (analogous to the ingress portion shown in Figure 4B); this can be implemented as a single chip/processor as indicated in the last sentence of paragraph 3 on page 1) for performing security and classification functions associated with said data packets (see the description of the classification and security (firewall) functions throughout; consider paragraphs 5 on page 1 and 47 on page 5), wherein said second network processor processes data packets being transmitted from said switch fabric to said external devices (the egress circuitry analogous to the ingress circuitry of Figure 4B).

Further regarding claim 10, Calvignac discloses the communication network in Figure 1.

Similarly regarding claim **19**, Calvignac discloses the method limitations which are analogous to the claim 1 limitations as above.

Calvignac does not disclose expressly the limitations that the first and second network processor is implemented using a plurality of microengines. However, Irwin clearly discloses a router blade (called a forwarding engine 18 in Irwin) is implemented using a multiprocessor architecture. Specifically, the computing nodes 110 of Figure 7 of Irwin disclose the microengines of the independent claims.

Calvignac and Irwin are analogous art because they are from the same field of endeavor of high-speed data routing. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement the ingress circuitry of Figure 4B of Calvignac with the multiprocessor architecture of Figure 7 of Irwin. Similarly, it would have been obvious to replace the analogous egress circuitry of Calvignac with the multiprocessor architecture of Figure 7 of Irwin. The motivation for doing so would have been to achieve high processor utilization and provide algorithmic flexibility as suggested by Irwin in lines 45-50 of column 3.

Page 7

architecture similar to that of Calvignac.

In fact, Irwin discloses as the prior art upon which his solution improves, an architecture which is very similar at a high level to the solution of Calvignac. Calvignac can be characterized as analogous to either the implementation using a single processor (Figure 1) or the implementation using multiple processors each carrying out separate functionality (Figure 3). Throughout the document, Irwin demonstrates how the architecture of Figure 7, for example, improves on an

Therefore, it would have been obvious to combine Irwin with Calvignac for the benefit of higher processor utilization and algorithmic flexibility to obtain the invention as specified in claims 1, 10, and 19.

Regarding claims 6 and 15, the above combination of Calvignac and Irwin discloses the limitations of parent claims 1 and 10. Calvignac does not expressly disclose the limitations of claims 6 and 15 that a first one of said first plurality of microengines is capable of executing N threads, wherein each of said N threads performs at least one security and classification function.

However, Irwin discloses the limitations of claims 6 and 15 that a first one of said first plurality of microengines is capable of executing N threads, wherein each of said N threads performs at least one security and classification function (see lines 6-23 of column 7; clearly a plurality of threads runs on the multiprocessors of Irwin, and the software procedures represent the at least one security and classification function of the claim). This multithreaded behavior of Irwin is a key part of the multiprocessor implementation discussed relative to claims 1 and 10 above.

Calvignac and Irwin are analogous art because they are from the same field of endeavor of high-speed data routing. At the time of the invention it would have been obvious to a person

Art Unit: 2619

of ordinary skill in the art to implement the ingress circuitry of Figure 4B of Calvignac with the multiprocessor architecture of Figure 7 of Irwin as above for claims 1 and 10. Similarly, it would have been obvious to replace the analogous egress circuitry of Calvignac with the multiprocessor architecture of Figure 7 of Irwin. Furthermore, it would have been obvious to a person of ordinary skill in the art to implement the multiprocessor architecture of Irwin using the multithreaded approach discussed above. The motivation for doing so would have been to achieve high processor utilization and provide algorithmic flexibility as suggested by Irwin in lines 45-50 of column 3. In fact, Irwin discloses as the prior art upon which his solution improves, an architecture which is very similar at a high level to the solution of Calvignac. Calvignac can be characterized as analogous to either the implementation using a single processor (Figure 1) or the implementation using multiple processors each carrying out separate functionality (Figure 3). Throughout the document, Irwin demonstrates how the architecture of Figure 7, for example, improves on an architecture similar to that of Calvignac.

Therefore, it would have been obvious to combine Irwin with Calvignac for the benefit of higher processor utilization and algorithmic flexibility to obtain the invention as specified in claims 6 and 15.

Regarding claims 7 and 16, the above combination of Calvignac and Irwin discloses the limitations of parent claims 6 and 15. Calvignac does not expressly disclose the limitations of claims 7 and 16 that a first one of said second plurality of microengines is capable of executing M threads, wherein each of said M threads performs at least one security and classification function.

Application/Control Number: 10/826,668

Page 9

Art Unit: 2619

However, Irwin discloses the limitations of claims 7 and 16 that a first one of said second plurality of microengines is capable of executing M threads, wherein each of said M threads performs at least one security and classification function (see lines 6-23 of column 7; clearly a plurality of threads runs on the multiprocessors of Irwin, and the software procedures represent the at least one security and classification function of the claim). This multithreaded behavior of Irwin is a key part of the multiprocessor implementation discussed relative to claims 1 and 10 above.

Calvignac and Irwin are analogous art because they are from the same field of endeavor of high-speed data routing. At the time of the invention it would have been obvious to a person of ordinary skill in the art to implement the ingress circuitry of Figure 4B of Calvignac with the multiprocessor architecture of Figure 7 of Irwin as above for claims 1 and 10. Similarly, it would have been obvious to replace the analogous egress circuitry of Calvignac with the multiprocessor architecture of Figure 7 of Irwin. Furthermore, it would have been obvious to a person of ordinary skill in the art to implement the multiprocessor architecture of Irwin using the multithreaded approach discussed above. The motivation for doing so would have been to achieve high processor utilization and provide algorithmic flexibility as suggested by Irwin in lines 45-50 of column 3. In fact, Irwin discloses as the prior art upon which his solution improves, an architecture which is very similar at a high level to the solution of Calvignac. Calvignac can be characterized as analogous to either the implementation using a single processor (Figure 1) or the implementation using multiple processors each carrying out separate functionality (Figure 3). Throughout the document, Irwin demonstrates how the architecture of Figure 7, for example, improves on an architecture similar to that of Calvignac.

Art Unit: 2619

Therefore, it would have been obvious to combine Irwin with Calvignac for the benefit of higher processor utilization and algorithmic flexibility to obtain the invention as specified in claims 7 and 16.

9. Claims **2**, **5**, **11**, **14**, **20**, **and 23** are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent Application Publication 20030231625 to Calvignac et al in view of U.S. Patent 6,393,026 to Irwin and in further view of U.S. Patent 7,197,035 to Asano.

The combination of Calvignac and Irwin discloses the limitations of parent claims 1, 10, and 19. However, combination of Calvignac and Irwin does not disclose expressly the limitations of dependent claims 2, 5, 11, 14, 20, and 23.

Regarding claims 5, 14, and 23, Asano discloses said security and classification functions comprise performing a Network Address Translation (NAT) function to provide subnet independence throughout. Consider, for example, lines 34-41 of column 3 which describes an efficient NAT function as an object of Asano's inventions. Further, the Asano discloses the limitations of claims 2, 11, and 20 that the security and classification functions comprise replacing a source address associated with header information of a first data packet with an address selected from a pool of router addresses associated with said router in lines 27-35 of column 11 as well as lines 20-33 of column 12. These passages explain that the local source addresses of computers 12-x are replaced by a global address of the router and that this global address is selected from a pool of IP addresses. Calivgnac, Irwin, and Asano are analogous art because they are from the same field of endeavor of high-speed packet processing.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to explicitly add well known network address translation (NAT) functionality to the combination of Calivgnac and Irwin. The motivation for doing so would have been help solve the problem of a shortage of 32-bit IP addresses as suggested by Asano in lines 18-30 of column 1. Therefore, it would have been obvious to combine Asano with Calivgnac and Irwin for the benefit of helping solve the shortage of 32-bit IP addresses to obtain the invention as specified in claims 2, 5, 11, 14, 20, and 23.

10. Claims **3**, **4**, **12**, **13**, **21**, **and 22** are rejected under 35 U.S.C. 103(a) as being unpatentable over U.S. Patent Application Publication 20030231625 to Calvignac et al in view of U.S. Patent 6,393,026 to Irwin and in further view of U.S. Patent Application Publication 2004/0100956 to Watanabe.

The combination of Calvignac and Irwin discloses the limitations of parent claims 1, 10, and 19. However, combination of Calvignac and Irwin does not disclose expressly the limitations of dependent claims 3, 4, 12, 13, 21, and 22.

Regarding claims 3, 12, and 21, Watanabe discloses the limitation that said security and classification functions comprise filtering a first data packet based on at least one of: I) a Layer 2 address associated with said first data packet; 2) a Layer 3 address associated with said first data packet; and 3) a traffic type associated with said first data packet in paragraphs 44 and 45 of page 3 which describe layer 3 addresses (IP addresses) and traffic types (service type) as areas of the header that are used by the search tree for filtering packets. Further, regarding claims 4, 13, and 22, Watanabe discloses the limitation that said security and classification functions comprise

filtering a first data packet based on at least one of: i) a Layer 4 address associated with said first data packet; and 2) a class of service (COS) value associated with said first data packet in paragraphs 52-54 of page 3 which indicates that layer 4 addresses (TCP and UDP ports) can also be used to filter the packets. Calvignac, Irwin and Watanabe are analogous art because they are from the same field of endeavor of high speed packet processing.

At the time of the invention it would have been obvious to a person of ordinary skill in the art to add the packet filtering means of Watanabe to the combination of Calvignac and Irwin. The motivation for doing so would have been to improve the security of the network served by the router by implementing functionality such as a firewall. This is suggested by Watanabe in paragraph 4 and 10 on page 1. Therefore, it would have been obvious to combine Watanabe with the combination of Calvignac and Irwin for the benefit of improved security to obtain the invention as specified in claims 3, 4, 12, 13, 21, and 22.

Conclusion

11. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Art Unit: 2619

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event,

however, will the statutory period for reply expire later than SIX MONTHS from the date of this

final action.

Any inquiry concerning this communication or earlier communications from the

examiner should be directed to ROBERT C. SCHEIBEL whose telephone number is (571)272-

3169. The examiner can normally be reached on Mon-Fri from 8:30 AM - 5:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Wing F. Chan can be reached on 571-272-7493. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would

like assistance from a USPTO Customer Service Representative or access to the automated

information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Gregory B Sefcheck/ Examiner, Art Unit 2619

7-5-2008

Robert C. Scheibel

Examiner

Art Unit 2619

/R. C. S./

Examiner, Art Unit 2619